. * PALM INTRANET

Day: Thursday Date: 9/28/2006

Time: 18:01:08

Inventor Information for 10/619821

| Inventor Name | City | State/Country | |
|------------------------------|--|--------------------|--|
| CHO, GEUN-HEE | KYUNGKI-DO | KOREA, REPUBLIC OF | |
| KIM, KYU-HYOUN | KYUNGKI-DO | KOREA, REPUBLIC OF | |
| Search Another: Application# | Atty/Agent Info | or Patent# Search | |
| Search Another: Application# | | r PG PUBS # Search | |
| - Incommunication | (Company of the Comp | | |
| Attorney Dock | et # | Search | |
| pured unrel 1 | | | |

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



PALM INTRANET

Day: Thursday Date: 9/28/2006

Time: 18:01:13

Inventor Name Search Result

Your Search was:

Last Name = CHO

First Name = GEUN-HEE

| Application# | Patent# | Status | Date Filed | Title | Inventor Name |
|--------------|---------------|--------|------------|---|---------------|
| 09559265 | 6236619 | 150 | 04/27/2000 | Synchronous dynamic random access memory semiconductor device having write-interrupt-write function | CHO, GEUN-HEE |
| 10619821 | Not Issued | 30 | | Delay locked loop circuit for internally correcting duty cycle and duty cycle correction method thereof | CHO, GEUN-HEE |
| 10716146 | Not Issued | 41 | | Time delay compensation circuit comprising delay cells having various unit time delays | CHO, GEUN-HEE |
| 10970016 | Not Issued | 41 | | Data output driver that controls slew rate of output signal according to bit organization | CHO, GEUN-HEE |
| 11005821 | Not Issued | 71 | | Duty cycle correction circuits suitable for use in delay-locked loops and methods of correcting duty cycles of periodic signals | CHO, GEUN-HEE |

Inventor Search Completed: No Records to Display.

| Soomah Amatham | Last Name | First Name | |
|-----------------|-----------|------------|--------|
| Search Another: | CHO | GEUN-HEE | Search |

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



PALM INTRANET

Day: Thursday Date: 9/28/2006

Time: 18:02:27

Inventor Name Search Result

Your Search was:

Last Name = KIM

First Name = KYU-HYOUN

| Application# | Patent# | Status | Date Filed | Title | Inventor Name |
|--------------|---------------|--------|------------|--|--------------------|
| 09521904 | 6327190 | | | Complementary differential input buffer for a semiconductor memory device | KIM, KYU- |
| 09525730 | Not Issued | 161 | 03/14/2000 | Input circuit having voltage generator shared by multiple input buffers | KIM, KYU- HYOUN |
| 09685266 | 6414517 | 150 | 10/10/2000 | INPUT BUFFER CIRCUITS WITH INPUT SIGNAL BOOST CAPABILITY AND METHODS OF OPERATION THEREOF | KIM, KYU- HYOUN |
| 09713968 | 6366148 | 150 | 11/16/2000 | Delay locked loop circuit and method for generating internal clock signal | KIM, KYU- HYOUN |
| 09718158 | 6359481 | 150 | 11/22/2000 | Data synchronization circuit | KIM, KYU- HYOUN |
| 09808024 | 6388485 | 150 | 03/15/2001 | DELAY-LOCKED LOOP CIRCUIT HAVING MASTER- SLAVE STRUCTURE | KIM, KYU- HYOUN |
| 09816968 | 6452432 | 150 | | SIGNAL PROCESSING CIRCUITS HAVING A PAIR OF DELAY LOCKED LOOP (DLL) CIRCUITS FOR ADJUSTING A DUTY-CYCLE OF A PERIODIC DIGITAL SIGNAL AND METHODS OF OPERATING SAME | KIM, KYU- HYOUN |
| 09826566 | 6466071 | 150 | | METHODS AND CIRCUITS FOR CORRECTING A DUTY-CYCLE OF A SIGNAL | |
| 09850019 | 6459314 | 150 | | DELAY LOCKED LOOP CIRCUIT HAVING DUTY CYCLE CORRECTION FUNCTION AND DELAY LOCKING METHOD | KIM, KYU- HYOUN |

| 09861954 | 6535051 | 150 | 05/21/2001 | CHARGE PUMP CIRCUIT | KIM, KYU- HYOUN |
|----------|---------|-----|------------|---|--------------------|
| 09875364 | 7085336 | 150 | 06/05/2001 | SIGNAL TRANSMISSION CIRCUIT AND METHOD FOR EQUALIZING DISPARATE DELAY TIMES DYNAMICALLY, AND DATA LATCH CIRCUIT OF SEMICONDUCTOR DEVICE IMPLEMENTING THE SAME | KIM, KYU- HYOUN |
| 09935096 | 6486719 | 150 | 08/22/2001 | FLIP-FLOP CIRCUITS HAVING DIGITAL-TO-TIME CONVERSION LATCHES THEREIN | KIM, KYU- HYOUN |
| 10101475 | 6590421 | 150 | 03/19/2002 | SEMICONDUCTOR DEVICE AND METHOD OF OUTPUTTING DATA THEREIN | KIM, KYU- HYOUN |
| 10108671 | 6693842 | 150 | 03/28/2002 | SEMICONDUCTOR DEVICE HAVING A PLURALITY OF OUTPUT SIGNALS | KIM, KYU- HYOUN |
| 10112108 | 6639868 | 150 | 03/28/2002 | SDRAM HAVING DATA LATCH CIRCUIT FOR OUTPUTTING INPUT DATA IN SYNCHRONIZATION WITH A PLURALITY OF CONTROL SIGNALS | KIM, KYU- HYOUN |
| 10160703 | 6704228 | 150 | 05/30/2002 | SEMICONDUCTOR MEMORY DEVICE POST-REPAIR CIRCUIT AND METHOD | KIM, KYU- HYOUN |
| 10191413 | 6590434 | 150 | | CID CLUM AND A CEMILOD DOD | KIM, KYU- HYOUN |
| 10340831 | 6734707 | 150 | 01/13/2003 | DATA INPUT CIRCUIT FOR REDUCING LOADING DIFFERENCE BETWEEN FETCH SIGNAL AND MULTIPLE DATA IN SEMICONDUCTOR DEVICE | KIM, KYU- HYOUN |
| 10405484 | 6853317 | 150 | 04/03/2003 | CIRCUIT AND METHOD FOR GENERATING MODE REGISTER SET CODE | KIM, KYU- HYOUN |
| 10611255 | 6847559 | 150 | 07/01/2003 | INPUT BUFFER CIRCUIT OF A SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE | KIM, KYU- HYOUN |
| 10619821 | Not | 30 | 07/14/2003 | Delay locked loop circuit for | KIM, KYU- |

| | Issued | | | internally correcting duty cycle and duty cycle correction method thereof | HYOUN |
|-----------------|---------------|-----|------------|---|--------------------|
| 10631412 | 7035148 | 150 | 07/30/2003 | OUTPUT DRIVER CAPABLE OF CONTROLLING SLEW RATE OF OUTPUT SIGNAL ACCORDING TO OPERATING FREQUENCY INFORMATION OR CAS LATENCY INFORMATION | KIM, KYU- HYOUN |
| 10631414 | 6870776 | 150 | 07/30/2003 | DATA OUTPUT CIRCUIT IN COMBINED SDR/DDR SEMICONDUCTOR MEMORY DEVICE | KIM, KYU- HYOUN |
| 10645018 | 6954094 | 150 | 08/21/2003 | SEMICONDUCTOR MEMORY DEVICE HAVING PARTIALLY CONTROLLED DELAY LOCKED LOOP | KIM, KYU- HYOUN |
| 10656303 | 6934215 | 150 | 09/04/2003 | SEMICONDUCTOR MEMORY DEVICE HAVING DUTY CYCLE CORRECTION CIRCUIT AND INTERPOLATION CIRCUIT INTERPOLATING CLOCK SIGNAL IN THE SEMICONDUCTOR MEMORY DEVICE | KIM, KYU- HYOUN |
| 10671105 | 6980036 | 150 | 09/25/2003 | SEMICONDUCTOR DEVICE COMPRISING FREQUENCY MULTIPLIER OF EXTERNAL CLOCK AND OUTPUT BUFFER OF TEST DATA AND SEMICONDUCTOR TEST METHOD | KIM, KYU- HYOUN |
| 10672461 | 6999375 | 150 | 09/26/2003 | SYNCHRONOUS SEMICONDUCTOR DEVICE AND METHOD OF PREVENTING COUPLING BETWEEN DATA BUSES | KIM, KYU- HYOUN |
| <u>10716146</u> | Not Issued | 41 | 11/18/2003 | Time delay compensation circuit comprising delay cells having various unit time delays | KIM, KYU- HYOUN |
| 10774933 | 7057433 | | 02/09/2004 | DELAY-LOCKED LOOP (DLL) CAPABLE OF DIRECTLY RECEIVING EXTERNAL CLOCK SIGNALS | KIM, KYU- HYOUN |
| 10793001 | 7015739 | 150 | 1 | INTEGRATED CIRCUIT DEVICES HAVING DUTY | KIM, KYU- HYOUN |

| | | | | CYCLE CORRECTION CIRCUITS THAT RECEIVE | |
|----------------------|----------------------|-----|--------------------------|--|---------------------------------|
| | | | | CONTROL SIGNALS OVER FIRST AND SECOND SEPARATE PATHS AND METHODS OF OPERATING THE SAME | |
| 10793209 | 7038972 | 150 | 03/04/2004 | DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY SEMICONDUCTOR DEVICE | KIM, KYU- HYOUN |
| 10799783 | Not Issued | 41 | 03/12/2004 | Internal voltage generating circuit for semiconductor device | KIM, KYU- HYOUN |
| 10837391 | Not Issued | 30 | 04/29/2004 | Spread spectrum clock generator | KIM, KYU- HYOUN |
| <u>10841866</u> | Not Issued | 93 | 05/06/2004 | HYPER-RING OSCILLATOR | KIM, KYU- HYOUN |
| 10884723 | 7123520 | 150 | 07/02/2004 | BUFFER CIRCUIT AND MEMORY SYSTEM FOR SELECTIVELY OUTPUTTING DATA STROBE SIGNAL ACCORDING TO NUMBER OF DATA BITS | KIM, KYU- HYOUN |
| 10890493 | Not Issued | 71 | 07/13/2004 | Interface circuit and signal clamping circuit using level-down shifter | KIM, KYU- HYOUN |
| 10925522 | Not Issued | 61 | 08/25/2004 | Jitter suppressing delay locked loop circuits and related methods | KIM, KYU- HYOUN |
| 10949165 | 7091741 | 150 | | INPUT BUFFER CAPABLE OF REDUCING INPUT CAPACITANCE SEEN BY INPUT SIGNAL | KIM, KYU- HYOUN |
| 10990412 | Not Issued | 71 | 11/18/2004 | Input buffer for detecting an input signal | KIM, KYU- HYOUN |
| 11005821 | Not | 71 | 12/07/2004 | Duty cycle correction circuits | KIM, KYU- |
| | Issued | | | suitable for use in delay-locked loops and methods of correcting duty cycles of periodic signals | HYOUN |
| 11154725 | Issued Not Issued | 30 | 06/15/2005 | loops and methods of correcting duty cycles of periodic signals Level shifting circuit and method | HYOUN KIM, KYU- HYOUN |
| 11154725 11158013 | Not | 30 | 06/15/2005 | loops and methods of correcting duty cycles of periodic signals Level shifting circuit and method reducing leakage current | KIM, KYU- |
| | Not Issued Not | | 06/15/2005 06/21/2005 | loops and methods of correcting duty cycles of periodic signals Level shifting circuit and method reducing leakage current Delay locked loops and methods using ring oscillators | KIM, KYU- HYOUN KIM, KYU- |

| | Issued | | | mode differential input signal | HYOUN |
|----------|---------------|----|------------|---|--------------------|
| 11243369 | Not Issued | 25 | 10/04/2005 | Semiconductor driver circuit with signal swing balance and enhanced testing | KIM, KYU- HYOUN |
| 11258565 | Not Issued | 30 | 10/25/2005 | Semiconductor memory device | KIM, KYU- HYOUN |
| 11325343 | Not Issued | 20 | | 1 | KIM, KYU- HYOUN |
| 11339120 | Not Issued | 95 | 01/23/2006 | OUTPUT DRIVER CAPABLE OF CONTROLLING SLEW RATE OF OUTPUT SIGNAL ACCORDING TO OPERATING FREQUENCY INFORMATION OR CAS LATENCY INFORMATION | KIM, KYU- HYOUN |
| 11430199 | Not Issued | 25 | | Phase locked loop circuit and method of locking a phase | KIM, KYU- HYOUN |
| 11430281 | Not Issued | 20 | | | KIM, KYU- HYOUN |

Search and Display More Records.

| Carmah Amadham Ta | Last Name | First Name | |
|--------------------|-----------|------------|--------|
| Search Another: In | KIM | KYU-HYOUN | Search |

To go back use Back button on your browser toolbar.

Back to PALM ASSIGNMENT OASIS Home page